Home » News & Trends » Digital India RISC-V Microprocessor (DIR-V) Program has been launched

News & Trends

Digital India RISC-V Microprocessor (DIR-V) Program has been launched

Digital India RISC-V Microprocessor

Digital India RISC-V Microprocessor Program launched

The government of India announced the commencement of the Digital India RISC-V Microprocessor (DIR-V) programme on Wednesday in order to secure commercial silicon and design victories for next-generation microprocessors by December 2023. RISC-V is a free and open instruction set architecture that enables a new age of processor innovation through collaboration on open standards. 
 
The government project is seen as another another concrete step toward fulfilling the goal of “Atmanirbhar Bharat,” or self-sufficiency. 
 
Minister of State for Electronics & Information Technology and Skill Development & Entrepreneurship Rajeev Chandrasekhar stated that DIR-V will see partnerships between Startups, Academia, and Multinationals to make India not only a RISC-V Talent Hub for the World, but also a supplier of RISC-V SoC (System on Chips) for Servers, Mobile devices, and Automotive by December 2023. 
 
During a press conference, Chandrasekhar reflected on his early days at Intel as an x-86 processor chip designer, noting that many new CPU designs have gone through a period of ferment marked by waves of invention. However, at some point, they all agreed on a prevailing design.

Digital India RISC-V Microprocessor

ARM and x-86 are two examples of instruction set architectures, one of which is licensed and the other sold, where the industry consolidated in previous decades. 
 
However, in the last decade, RISC-V has arisen as a strong alternative to them, with no license restrictions, allowing it to be adopted by all in the semiconductor industry, at varying levels of complexity for diverse design reasons. 
 
Professor V. Kamakoti, Director, IIT Madras, will serve as the DIR-V Program’s Chief Architect, with S. Krishnakumar Rao serving as the Program Manager. Minister Chandrasen also unveiled the Blueprint for the DIR-V Program’s Design and Implementation Roadmap, which includes the SHAKTI Processor by IIT Madras and the VEGA Processor by C-DAC, as well as the strategic Roadmap for India’s Semiconductor Design and Innovation to catalyse the country’s semiconductor ecosystem. 

Read more News & Trends on India Frontline.